The EVA 4000/6000/8000 has an active/active controller architecture. Where is the latency in the
read I/O performance when the read request is issued to the non-owning controller?

A.
accross the mirror port

B.
in the non-owning controller cache

C.
between the switch and the owning controller

D.
between the switch and the non-owning controller