Which of the following chipsets is responsible for controlling the data flow between the RAM and the

seenagape

12 years ago

Which of the following chipsets is responsible for controlling the data flow between the RAM and
the processor?

A.
Northbridge

B.
DMA controller

C.
CMOS

D.
Southbridge

Explanation: